

ALU(ALU)


A & B	0	8	12	0	Bit-wise NAND
Zero	0	0	0	0	Zero function
One	0	0	4	0	One function
<u>A = > B</u>	0	2	1	0	\overline{AB}
<u>B = > A</u>	0	4	1	0	\overline{BA}
A	0	10	3	0	Just A
B	0	12	3	0	Just B

The numbers are decimal representations of the four-bit binary numbers that are fed to the function blocks, where P0, K0, and R0 are the least significant bits. All the data words are assumed to be in two's complement form. Logical operations allow 0 or 1 for LSB carry-in; however, a 0 input ensures a 0 output in carry out. Other operations such as shifts and mixed logic functions are possible.

TESSELATION

Abuts horizontally, without overlap.

LOGIC DIAGRAM



NAME

ALU—ALU bit-slice

SYNOPSIS*ALU* is one bit of the OM2 Data Path Chip ALU.**PROPERTIES****Size**45 x 254 λ **Interface**

<i>A</i>	input, switched	3 <input type="checkbox"/> C _g
<i>B</i>	input, switched	3 <input type="checkbox"/> C _g

K0 is typical of the function block lines:

<i>K0</i>	input, switched	4.25 <input type="checkbox"/> C _g
-----------	-----------------	----------------------------------------------

<i>CIN</i>	input, switched	3.75 <input type="checkbox"/> C _g
<i>COUT</i>	output, precharged	4.5 <input type="checkbox"/> C _g
<i>OUT</i>	output, switch-logic	4.5 <input type="checkbox"/> C _g

DC Current

0.4 mA.

DESCRIPTION

This is one bit of the OM2 Data Path ALU. It employs a very general structure to generate arbitrary functions of its two inputs and a carry-in. The carry is propagated using a Manchester-type carry chain. Extensive use is made of precharging.


Note that the output comes directly out of the R function block. It should be buffered before it is used anywhere.

ALU Operations


Here is a table of ALU operations that have been checked by simulation:

OP	K	P	R	LSB Cin	Operation
<i>A+B</i>	14	9	6	—	Add with carry
<i>A-B</i>	11	6	6	1	$\overline{A}+\overline{B}+1$
<i>B-A</i>	13	6	6	1	$\overline{A}+\overline{B}+1$
\overline{A}	5	10	6	1	$\overline{A}+1$
\overline{B}	3	12	6	1	$\overline{B}+1$
<i>A+Cin</i>	10	5	6	—	Increment A if LSB Cin=1
<i>B+Cin</i>	12	3	6	—	Increment B if LSB Cin=1
<i>A-Cin</i>	5	10	9	—	Decrement A if LSB Cin=1
<i>B-Cin</i>	3	12	9	—	Decrement B if LSB Cin=1
<i>A and B</i>	0	8	3	0	Bit-wise AND
<i>A or B</i>	0	1	4	0	Bit-wise OR
<i>A xor B</i>	0	6	3	0	Bit-wise XOR
\overline{A}	0	5	3	0	Not A
\overline{B}	0	3	3	0	Not B
$\overline{A or B}$	0	1	1	0	Bit-wise NOR
$\overline{A xor B}$	0	9	1	0	XNOR
<i>B=>A</i>	0	4	12	0	B implies A
<i>A=>B</i>	0	2	12	0	A implies B


ALU - 302




Scale in λ
0 1 2 3 4 5 6



(a) NAND gate layout geometry.




(b) NAND gate topology (stick diagram).



(c) NAND gate circuit diagram.




(d) NAND gate logic symbol.




(e) Example of mixed notation.



(a) Shift reg



(b) A



(c)