

TABLE C.4

68000 instruction set

| Mnemonic<br>(Name)                  | Size   | Addressingmode   | Addressingmode |    |      |       |        |       |          |       |       |       |          |       |           |
|-------------------------------------|--------|--|----------------|----|------|-------|--------|-------|----------|-------|-------|-------|----------|-------|-----------|
|                                     |        |  | Dn             | An | (An) | (An)+ | - (An) | d(An) | d(An,Xi) | Abs.W | Abs.L | d(PC) | d(PC,Xi) | Immed | SR or CCR |
| ABCD<br>(Add BCD)                   | B      | s = Dn      d =<br>s = - (An)      d =   | x              |    |      |       | x      |       |          |       |       |       |          |       |           |
| ADD<br>(Add)                        | B,W,L  | s = Dn      d =<br>d = Dn      s =   | x              | x  | x    | x     | x      | x     | x        | x     | x     | x     | x        | x     | x         |
| ADD A<br>(Add address)              | W<br>L | d = An      s =<br>d = An      s =   | x              | x  | x    | x     | x      | x     | x        | x     | x     | x     | x        | x     | x         |
| ADDI<br>(Add immediate)             | B,W,L  | s = Immed      d =   | x              |    | x    | x     | x      | x     | x        | x     | x     | x     |          |       |           |
| ADDQ<br>(Add quick)                 | B,W,L  | s = Immed3      d =  | x              | x  | x    | x     | x      | x     | x        | x     | x     | x     |          |       |           |
| ADD X<br>(Add extended)             | B,W,L  | s = Dn      d =<br>s = - (An)      d =   | x              |    |      |       | x      |       |          |       |       |       |          |       |           |
| AND<br>(Logical AND)                | B,W,L  | s = Dn      d =<br>d = Dn      s =   | x              | x  | x    | x     | x      | x     | x        | x     | x     | x     | x        | x     | x         |
| ANDI<br>(AND immediate)             | B,W,L  | s = Immed      d =   | x              |    | x    | x     | x      | x     | x        | x     | x     | x     |          |       | x         |
| ASL<br>(Arithmetic shift left)      | B,W,L  | count = [Dn]      d =<br>count = QQQ      d =<br>count = 1      d =                            | x              | x  |      |       |        |       |          |       |       |       |          |       |           |
| ASR<br>(Arithmetic shift right)     | B,W,L  | count = [Dn]      d =<br>count = QQQ      d =<br>count = 1      d =                            | x              | x  |      |       |        |       |          |       |       |       |          |       |           |
| BCHG*<br>(Test a bit and change it) | B<br>L | bit# = [Dn]      d =<br>bit# = Immed      d =<br>bit# = [Dn]      d =<br>bit# = Immed      d = |                |    | x    | x     | x      | x     | x        | x     | x     | x     | x        |       |           |
| BCLR*<br>(Test a bit and clear it)  | B<br>L | bit# = [Dn]      d =<br>bit# = Immed      d =<br>bit# = [Dn]      d =<br>bit# = Immed      d = | x              |    | x    | x     | x      | x     | x        | x     | x     | x     | x        |       |           |



| OP code $b_{15\dots b_0}$  | Operation performed  | Condition flags |   |   |   |   |
|--|--|-----------------|---|---|---|---|
|  |  | X               | N | Z | V | C |
| 1100 RRR1 0000 0rrr<br>1100 RRR1 0000 1rrr   | $d \leftarrow [s]+[d]+[X]$<br>Binary-coded decimal addition                            | x               | u | x | u | x |
| 1101 DDD1 SSEE EEEE<br>1101 DDD0 SSeeeeee  | $d \leftarrow [D_n]+[d]$<br>$D_n \leftarrow [s]+[D_n]$                                 | x               | x | x | x | x |
| 1101 AAA0 11eeeeee<br>1101 AAA1 11eeeeee   | $A_n \leftarrow [s]+[A_n]$   |                 |   |   |   |   |
| 00000110 SSEE EEEE   | $d \leftarrow s+[d]$   | x               | x | x | x | x |
| 0101 QQQ0 SSEEEEEE   | $d \leftarrow QQQ+[d]$   | x               | x | x | x | x |
| 1101 RRR1 SS000rrr<br>1101 RRR1 SS001rrr   | $d \leftarrow [s]+[d]+[X]$<br>Multiprecision addition                                  | x               | x | x | x | x |
| 1100 DDD1 SSEE EEEE<br>1100 DDD0 SSeeeeee  | $d \leftarrow [D_n] \wedge [d]$  |                 | x | x | 0 | 0 |
| 00000010 SSEE EEEE   | $d \leftarrow s \wedge [d]$  |                 | x | x | 0 | 0 |
| 1110 rrr1 SS100DDD<br>1110 QQQ1 SS000DDD<br>1110 0001 11EE EEEE                      |     | x               | x | x | x | x |
| 1110 rrr0 SS100DDD<br>1110 QQQ0 SS000DDD<br>1110 0000 11EE EEEE                      |     | x               | x | x | x | x |
| 0000rrr1 01EE EEEE<br>00001000 01EE EEEE<br>0000rrr1 01EE EEEE<br>00001000 01EE EEEE | $Z \leftarrow \underline{\text{bit\# of } d};$<br>then complement the tested bit in d. |                 |   | x |   |   |
| 0000rrr1 10EE EEEE<br>00001000 10EE EEEE<br>0000rrr1 10EE EEEE<br>00001000 10EE EEEE | $Z \leftarrow \underline{\text{bit\# of } d};$<br>then clear the tested bit in d.      |                 |   | x |   |   |

TABLE C.4  
(Continued)

| Mnemonic<br>(Name)               | Size  | Addressing mode  | Addressingmode |    |      |        |       |       |          |       |       |       |          |       |           |
|----------------------------------|-------|------------------|----------------|----|------|--------|-------|-------|----------|-------|-------|-------|----------|-------|-----------|
|                                  |       |                  | Dn             | An | (An) | (An) + | -(An) | d(An) | d(An,XI) | Abs.W | Abs.L | d(PC) | d(PC,XI) | Immed | SR or CCR |
| BSET*<br>(Test a bit and set it) | B     | bit# = [Dn] d =  |                | x  | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
|                                  | L     | bit# = Immed d = | x              | x  | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
| BTST*<br>(Test a bit)            | B     | bit# = [Dn] d =  |                | x  | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
|                                  | L     | bit# = Immed d = | x              | x  | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
| CHK<br>(Checkregister)           | W     | d = Dn s =       | x              |    | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
| CLR<br>(Clear)                   | B,W,L | d =              | x              |    | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
| CMP<br>(Compare)                 | B,W,L | d = Dn s =       | x              | x  | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
| CMPA<br>(Compareaddress)         | W     | d = An s =       | x              | x  | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
|                                  | L     | d = An s =       | x              | x  | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
| CMPI<br>(Compareimmed)           | B,W,L | s = Immed d =    | x              |    | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
| CMPM<br>(Comparermemory)         | B,W,L | s = (An)+ d =    |                |    | x    |        |       |       |          |       |       |       |          |       |           |
| DIVS<br>(Divide signed)          | W     | d = Dn s =       | x              |    | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
| DIVU<br>(Divide unsigned)        | W     | d = Dn s =       | x              |    | x    | x      | x     | x     | x        | x     | x     | x     | x        | x     | x         |
| EOR<br>(Logical XOR)             | B,W,L | s = Dn d =       | x              |    | x    | x      | x     | x     | x        | x     | x     |       |          |       |           |
| EORI<br>(XOR immediate)          | B,W,L | s = Immed d =    | x              |    | x    | x      | x     | x     | x        | x     | x     |       |          |       | x         |
| EXG<br>(Exchange)                | L     | s = Dn d =       | x              | x  |      |        |       |       |          |       |       |       |          |       |           |
|                                  |       | s = An d =       | x              | x  |      |        |       |       |          |       |       |       |          |       |           |
| EXT<br>(Sign extend)             | W     | d =              | x              |    |      |        |       |       |          |       |       |       |          |       |           |
|                                  | L     | d =              | x              |    |      |        |       |       |          |       |       |       |          |       |           |

| OP code $b_{15} \dots b_0$   | Operation performed  | Condition flags |   |   |   |   |
|--|--|-----------------|---|---|---|---|
|  |  | X               | N | Z | V | C |
| 0000rrr1 11EE EEEE<br>0000100011EE EEEE<br>0000rrr1 11EE EEEE<br>0000100011EE EEEE | $Z \leftarrow (\text{bit\# of } d);$<br>then set to 1 the tested bit<br>in $d$ .                   |                 |   | x |   |   |
| 0000rrr1 00EE EEEE<br>0000100000EE EEEE<br>0000rrr1 00EE EEEE<br>0000100000EE EEEE | $Z \leftarrow (\text{bit\# of } d);$   |                 |   | x |   |   |
| 0100DDD1 10eeeeee  | If $[D_n] < 0$ or $[D_n] > [s]$ ,<br>then raise an interrupt.                                      |                 | x | u | u | u |
| 01000010SSEEEEEEE  | $d \leftarrow 0$   |                 | 0 | 1 | 0 | 0 |
| 1011DDD0 SSeeeeee  | $[d] - [s]$  |                 | x | x | x | x |
| 1011AAA0 11eeeeee<br>1011AAA1 11eeeeee   | $[A_n] - [s]$  |                 | x | x | x | x |
| 00001100 SSEEEEEEE   | $[d] - [s]$  |                 | x | x | x | x |
| 1011RRR1 SS001rrr  | $[d] - [s]$  | x               | x | x | x | x |
| 1000DDD1 11eeeeee  | $d \leftarrow [d] \div [s]$ , using<br>32 bits of $d$ and 16 bits of $s$ .                         |                 | x | x | x | 0 |
| 1000DDD0 11eeeeee  | $d \leftarrow [d] \div [s]$ , using<br>32 bits of $d$ and 16 bits of $s$ .                         |                 | x | x | x | 0 |
| 1011rrr1 SSEEEEEEE   | $d \leftarrow [D_n] \oplus [d]$  |                 | x | x | 0 | 0 |
| 00001010 SSEEEEEEE   | $d \leftarrow s \oplus [d]$  |                 | x | x | 0 | 0 |
| 1100DDD1 01000DDD<br>1100AAA1 01001AAA<br>1100DDD1 10001AAA                        | $[s] \leftrightarrow [d]$  |                 |   |   |   |   |
| 0100100010000DDD<br>0100100011000DDD   | (bits 15–8 of $d$ ) \leftarrow (bit 7 of $d$ )<br>(bits 31–16 of $d$ ) \leftarrow (bit 15 of $d$ ) | x               | x | 0 | 0 | 0 |

TABLE C.4  
*(Continued)*



| OP code $b_{15} \dots b_0$   | Operation performed  | Conditionflags |   |   |   |   |
|--|--|----------------|---|---|---|---|
|  |  | X              | N | Z | V | C |
| 0100 1110 11EE EEEE  | PC $\leftarrow$ effective address of d   |                |   |   |   |   |
| 0100 1110 10EE EEEE  | SP $\leftarrow$ [SP] - 4;<br>[SP] $\leftarrow$ [PC];<br>PC $\leftarrow$ effective address of d                               |                |   |   |   |   |
| 0100 AAA1 11eeeeee   | An $\leftarrow$ effective address of s   |                |   |   |   |   |
| 0100 1110 01010AAA   | SP $\leftarrow$ [SP] - 4;<br>[SP] $\leftarrow$ [An];<br>An $\leftarrow$ [SP];<br>SP $\leftarrow$ [SP] + disp                 |                |   |   |   |   |
| 1110 rrr1 SS101DDD<br>1110 QQQ1 SS001DDD<br>1110 0011 11EE EEEE  |   | x              | x | x | 0 | x |
| 1110 rrr0 SS101DDD<br>1110 QQQ0 SS001DDD<br>1110 0010 11EE EEEE  |   | x              | x | x | 0 | x |
| 00SSRRRM MMee eeee   | d $\leftarrow$ [s]   |                | x | x | 0 | 0 |
| 01000100 11eeeeee<br>01000110 11eeeeee<br>01000000 11EE EEEE<br>0100 1110 0110 1AAA<br>0100 1110 0110 0AAA | CCR $\leftarrow$ [bits 7-0 of s]<br>SR $\leftarrow$ [s]<br>d $\leftarrow$ [SR]<br>d $\leftarrow$ [SP]<br>SP $\leftarrow$ [d] | x              | x | x | x | x |
| 00SSAAA0 01eeeeee  | An $\leftarrow$ [s]  |                |   |   |   |   |

TABLE C.4  
(Continued)

| Mnemonic<br>(Name) | Size  | Addressingmode | Addressingmode |    |      |        |        |       |          |       |       |       |          |       |           |
|--------------------|-------|----------------|----------------|----|------|--------|--------|-------|----------|-------|-------|-------|----------|-------|-----------|
|                    |       |                | Dn             | An | (An) | (An) + | (An) - | d(An) | d(An,Xi) | Abs.W | Abs.L | d(PC) | d(PC,Xi) | Immed | SR or CCR |
| MOVEM*             | W     | s = Xn         | d =            |    | x    | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
|                    |       | d = Xn         | s =            |    | x    | x      | x      | x     | x        | x     | x     | x     | x        | x     |           |
|                    | L     | s = Xn         | d =            |    | x    | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
|                    |       | d = Xn         | s =            |    | x    | x      | x      | x     | x        | x     | x     | x     | x        | x     |           |
| MOVEP*             | W     | s = Dn         | d =            |    |      |        |        | x     |          |       |       |       |          |       |           |
|                    |       | s = Dn         | d =            |    |      |        |        | x     |          |       |       |       |          |       |           |
|                    | W     | s = d(An)      | d =            | x  |      |        |        |       |          |       |       |       |          |       |           |
|                    |       | s = d(An)      | d =            | x  |      |        |        |       |          |       |       |       |          |       |           |
| MOVEQ              | L     | s = Immed8     | d =            | x  |      |        |        |       |          |       |       |       |          |       |           |
| MULS               | W     | d = Dn         | s =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        | x     | x         |
| MULU               | W     | d = Dn         | s =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        | x     | x         |
| NBCD               | B     |                | d =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
| NEG                | B,W,L |                | d =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
| NEGX               | B,W,L |                | d =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
| NOP                |       |                |                |    |      |        |        |       |          |       |       |       |          |       |           |
| NOT                | B,W,L |                | d =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        |       |           |
| OR                 | B,W,L | s = Dn         | d =            |    | x    | x      | x      | x     | x        | x     | x     | x     | x        | x     |           |
|                    |       | d = Dn         | s =            | x  | x    | x      | x      | x     | x        | x     | x     | x     | x        | x     |           |
| ORI                | B,W,L | s = Immed      | d =            | x  |      | x      | x      | x     | x        | x     | x     | x     | x        |       | x         |
| PEA                | L     |                | s =            |    |      | x      |        |       | x        | x     | x     | x     | x        | x     |           |

| OP code $b_{15} \dots b_0$   | Operation performed  | Conditionflags |   |   |   |   |
|--|--|----------------|---|---|---|---|
|  |  | X              | N | Z | V | C |
| 0100100010EE EEEE<br>0100110010eeeeeee<br>0100100011EE EEEE<br>0100110011eeeeeee     | $d \leftarrow [Xn]$ } A secondword is<br>$Xn \leftarrow [s]$ } used to specify<br>$d \leftarrow [Xn]$ the registers<br>$Xn \leftarrow [s]$ involved: |                |   |   |   |   |
| 0000DDD1 1000 1AAA<br>0000DDD1 1100 1AAA<br>0000DDD1 0000 1AAA<br>0000DDD1 0100 1AAA | Alternate bytes of $d \leftarrow [Dn]$<br>$Dn \leftarrow$ alternate bytes of $d$   |                |   |   |   |   |
| 0111 DDD0 QQQQ QQQQ  | $Dn \leftarrow QQQQQQQQ$   | x              | x | 0 | 0 |   |
| 1100 DDD1 11ee eeeee   | $Dn \leftarrow [s] \times [Dn]$  | x              | x | 0 | 0 |   |
| 1100 DDD0 11ee eeeee   | $Dn \leftarrow [s] \times [Dn]$  | x              | x | 0 | 0 |   |
| 01001000 00EE EEEE   | $d \leftarrow 0 - [d] - [X]$<br>using BCD arithmetic   | x              | u | x | u | x |
| 01000100 SSEE EEEE   | $d \leftarrow 0 - [d]$   | x              | x | x | x | x |
| 01000000 SSEE EEEE   | $d \leftarrow 0 - [d] - [X]$   | x              | x | x | x | x |
| 01001110 0111 0001   | none   |                |   |   |   |   |
| 01000110 SSEE EEEE   | $d \leftarrow \overline{[d]}$  |                | x | x | 0 | 0 |
| 1000DDD1 SSEE EEEE<br>1000DDD0 SSeeeeeee   | $d \leftarrow [s] \vee [d]$  |                | x | x | 0 | 0 |
| 00000000 SSEE EEEE   | $d \leftarrow s \vee [d]$  |                | x | x | 0 | 0 |
| 01001000 01eeeeeee   | $SP \leftarrow [SP] - 4;$<br>$[SP] \leftarrow$ effective address of $s$  |                |   |   |   |   |

TABLE C.4  
(Continued)

| Mnemonic<br>(Name)                 | Size       | Addressingmode                                       | Addressingmode |    |      |        |       |       |          |       |       |       |
|------------------------------------|------------|--|----------------|----|------|--------|-------|-------|----------|-------|-------|-------|
|                                    |            |  | Dn             | An | (An) | (An) + | -(An) | d(An) | d(An,Xi) | Abs.W | Abs.L | d(PC) |
| RESET                              |            |  |                |    |      |        |       |       |          |       |       |       |
| ROL<br>(Rotateleft<br>without X)   | B,W,L<br>W | count = [Dn] d =<br>count = QQQ d =<br>count = 1 d = | x<br>x         |    |      | x      | x     | x     | x        | x     | x     | x     |
| ROR<br>(Rotate right<br>without X) | B,W,L<br>W | count = [Dn] d =<br>count = QQQ d =<br>count = 1 d = | x<br>x         |    | x    | x      | x     | x     | x        | x     | x     | x     |
| ROXL<br>(Rotate left<br>with X)    | B,W,L<br>W | count = [Dn] d =<br>count = QQQ d =<br>count = 1 d = | x<br>x         |    | x    | x      | x     | x     | x        | x     | x     | x     |
| ROXR<br>(Rotate right<br>with X)   | B,W,L<br>W | count = [Dn] d =<br>count = QQQ d =<br>count = 1 d = | x<br>x         |    | x    | x      | x     | x     | x        | x     | x     | x     |
| RTE<br>(Return from<br>exception)  |            |  |                |    |      |        |       |       |          |       |       |       |
| RTR<br>(Return and<br>restore CCR) |            |  |                |    |      |        |       |       |          |       |       |       |
| RTS<br>(Return from<br>subroutine) |            |  |                |    |      |        |       |       |          |       |       |       |
| SBCD<br>(SubtractBCD)              | B          | s = Dn d =<br>s = - (An) d =                         | x              |    |      |        | x     |       |          |       |       |       |
| ScC<br>(Set on<br>condition)       | B          |  | d =            | x  | x    | x      | x     | x     | x        | x     | x     | x     |
| STOP<br>(Load SR<br>and stop)      |            | s =  |                |    |      |        |       |       |          |       |       | x     |





| OP code $b_{15} \dots b_0$                                      | Operation performed  | Conditionflags |   |   |   |   |
|---|--|----------------|---|---|---|---|
|   |  | X              | N | Z | V | C |
| 01001110 0111 0000  | Assert RESET output line.  |                |   |   |   |   |
| 1110 rrr1 SS111DDD<br>1110 QQQ1 SS011DDD<br>1110 0111 11EE EEEE |               | x              | x | 0 | x |   |
| 1100rrr1 SS111DDD<br>1110 QQQ0 SS011DDD<br>1110 0111 11EE EEEE  |               | x              | x | 0 | x |   |
| 1110 rrr1 SS110DDD<br>1110 QQQ1 SS010DDD<br>1110 0101 11EE EEEE |               | x              | x | x | 0 | x |
| 1110 rrr0 SS110DDD<br>1110 QQQ0 SS010DDD<br>1110 0100 11EE EEEE |               | x              | x | x | 0 | x |
| 01001110 0111 0011  | $SR \leftarrow [[SP]]; SP \leftarrow [SP] + 2; PC \leftarrow [[SP]]; SP \leftarrow [SP] + 4;$  | x              | x | x | x | x |
| 01001110 0111 0111  | $CCR \leftarrow [[SP]]; SP \leftarrow [SP] + 2; PC \leftarrow [[SP]]; SP \leftarrow [SP] + 4;$ | x              | x | x | x | x |
| 01001110 0111 0101  | $PC \leftarrow [[SP]]; SP \leftarrow [SP] + 4$   |                |   |   |   |   |
| 1000RRR1 0000 0rrr<br>1000RRR1 0000 1rrr                        | $d \leftarrow [d] - [s] - [X]$<br>Binary-coded decimal subtraction                             | x              | u | x | u | x |
| 0101CCCC 11EE EEEE  | Set all 8 bits of d to 1 if cc is true; otherwise, clear them to 0.                            |                |   |   |   |   |
| 01001110 0111 0010  | $SR \leftarrow s;$<br>wait for interrupt.  | x              | x | x | x | x |

TABLE C.4  
(Continued)

| Mnemonic<br>(Name)             | Size   | Addressingmode                        | Addressingmode |          |          |          |          |          |          |          |          |          |          |          |
|--------------------------------|--------|---------------------------------------|----------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
|                                |        |                                       | Dn             | An       | (An)     | (An) +   | (An) -   | d(An)    | d(An,Xi) | Abs.W    | Abs.L    | d(PC)    | d(PC,Xi) | Immed    |
| SUB<br>(Subtract)              | B,W,L  | s = Dn      d =<br>d = Dn      s =    | x      x       | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x |
| SUBA<br>(Subtractaddress)      | W<br>L | d = An      s =<br>d = An      s =    | x      x       | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x | x      x |
| SUBI<br>(Subtractimmed)        | B,W,L  | s = Immed      d =                    | x              |          | x        | x        | x        | x        | x        | x        | x        |          |          |          |
| SUBQ<br>(Subtractquick)        | B,W,L  | s = Immed3      d =                   | x              | x        | x        | x        | x        | x        | x        | x        | x        |          |          |          |
| SUBX<br>(Subtract extended)    | B,W,L  | s = Dn      d =<br>s = -(An)      d = | x              |          |          |          | x        |          |          |          |          |          |          |          |
| SWAP<br>(Swap register halves) | W      |                                       |                | d =      | x        |          |          |          |          |          |          |          |          |          |
| TAS<br>(Test and set)          | B      |                                       |                | d =      | x        |          | x        | x        | x        | x        | x        | x        | x        |          |
| TRAP<br>(Trap)                 |        | s = Immed4                            |                |          |          |          |          |          |          |          |          |          |          |          |
| TRAPV<br>(Trap on overflow)    |        |                                       |                |          |          |          |          |          |          |          |          |          |          |          |
| TST<br>(Test)                  | B,W,L  |                                       |                | d =      | x        |          | x        | x        | x        | x        | x        | x        | x        |          |
| UNLK<br>(Unlink)               |        |                                       |                |          |          | x        |          |          |          |          |          |          |          |          |

| OP code $b_{15} \dots b_0$                 | Operation performed   | Condition flags |   |   |   |   |
|--|---|-----------------|---|---|---|---|
|  |   | X               | N | Z | V | C |
| 1001 DDD1 SSEE EEEE<br>1001 DDD0 SSeeeeee  | $d \leftarrow [d] - [s]$  | x               | x | x | x | x |
| 1001 AAA0 11ee eeee<br>1001 AAA1 11ee eeee | $An \leftarrow [An] - [s]$  |                 |   |   |   |   |
| 0000 0100 SSEE EEEE                        | $d \leftarrow [d] - s$  | x               | x | x | x | x |
| 0101 QQQ1 SSEE EEEE                        | $d \leftarrow [d] - QQQ$  | x               | x | x | x | x |
| 1001 RRR1 SS00 0rrr<br>1001 RRR1 SS00 1rrr | $d \leftarrow [d] - [s] - [X]$  | x               | x | x | x | x |
| 0100 1000 0100 0DDD                        | $[Dn]_{31-16} \leftarrow [Dn]_{15-0}$   |                 | x | x | 0 | 0 |
| 0100 1010 11EE EEEE                        | Test d and set N and Z flags;<br>set bit 7 of d to 1.   |                 | x | x | 0 | 0 |
| 0100 1110 0100 VVVV                        | $SP \leftarrow [SP] - 4;$<br>$[SP] \leftarrow [PC];$<br>$SP \leftarrow [SP] - 2;$<br>$[SP] \leftarrow [SR];$<br>$PC \leftarrow \text{vector}$                         |                 |   |   |   |   |
| 0100 1110 0111 0110                        | If V = 1, then<br>$SP \leftarrow [SP] - 4;$<br>$[SP] \leftarrow [PC];$<br>$SP \leftarrow [SP] - 2;$<br>$[SP] \leftarrow [SR];$<br>$PC \leftarrow \text{TRAPV vector}$ |                 |   |   |   |   |
| 0100 1010 SSEE EEEE                        | Test d and set N and Z flags.   |                 | x | x | 0 | 0 |
| 0100 1110 0101 1AAA                        | $SP \leftarrow [An];$<br>$An \leftarrow [[SP]];$<br>$SP \leftarrow [SP] + 4$  |                 |   |   |   |   |