

TABLE C.4
68000 instruction set

Mnemonic (Name)	Size	Addressingmode	Addressingmode													
			Dn	An	(An)	(An)+	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
ABCD (Add BCD)	B	s = Dn s = -(An) d = d =	x					x								
ADD (Add)	B,W,L	s = Dn d = Dn s = s =	x x		x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	
ADD A (Add address)	W L	d = An d = An s = s =	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	
ADDI (Add immediate)	B,W,L	s = Immed d =	x		x x	x x	x x	x x	x x	x x	x x					
ADDQ (Add quick)	B,W,L	s = Immed3 d =	x	x	x x	x x	x x	x x	x x	x x	x x					
ADD X (Add extended)	B,W,L	s = Dn s = -(An) d = d =	x					x								
AND (Logical AND)	B,W,L	s = Dn d = Dn s = s =	x x		x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	x x	
ANDI (AND immediate)	B,W,L	s = Immed d =	x		x x	x x	x x	x x	x x	x x	x x					x
ASL (Arithmetic shift left)	B,W,L	count = [Dn] count = QQQ count = 1 d = d = d =	x x													
ASR (Arithmetic shift right)	B,W,L	count = [Dn] count = QQQ count = 1 d = d = d =	x x													
BCHG* (Test a bit and change it)	B L	bit# = [Dn] bit# = Immed bit# = [Dn] bit# = Immed d = d = d = d =			x x	x x	x x	x x	x x	x x	x x	x x				
BCLR* (Test a bit and clear it)	B L	bit# = [Dn] bit# = Immed bit# = [Dn] bit# = Immed d = d = d = d =			x x	x x	x x	x x	x x	x x	x x					



OP code <i>b₁₅...b₀</i>	Operation performed	Condition flags				
		X	N	Z	V	C
1100 RRR1 0000 0rrr 1100 RRR1 0000 1rrr	$d \leftarrow [s]+[d]+[X]$ Binary-coded decimal addition	x	u	x	u	x
1101 DDD1 SSEE EEEE 1101 DDD0 SSeeeee	$d \leftarrow [Dn]+[d]$ $Dn \leftarrow [s]+[Dn]$	x	x	x	x	x
1101 AAA0 11eeeeee 1101 AAA1 11eeeeee	$An \leftarrow [s]+[An]$					
0000 0110 SSEE EEEE	$d \leftarrow s+[d]$	x	x	x	x	x
0101 QQQ0 SSEE EEEE	$d \leftarrow QQQ+[d]$	x	x	x	x	x
1101 RRR1 SS000rrr 1101 RRR1 SS001rrr	$d \leftarrow [s]+[d]+[X]$ Multiprecision addition	x	x	x	x	x
1100 DDD1 SSEE EEEE 1100 DDD0 SSeeeee	$d \leftarrow [Dn] \wedge [d]$		x	x	0	0
0000 0010 SSEE EEEE	$d \leftarrow s \wedge [d]$		x	x	0	0
1110 rrr1 SS100DDD 1110 QQQ1 SS000DDD 1110 0001 11EE EEEE		x	x	x	x	x
1110 rrr0 SS100DDD 1110 QQQ0 SS000DDD 1110 0000 11EE EEEE		x	x	x	x	x
0000 rrr1 01EE EEEE 0000 1000 01EE EEEE 0000 rrr1 01EE EEEE 0000 1000 01EE EEEE	$Z \leftarrow \overline{(\text{bit\# of } d)}$; then complement the tested bit in d.			x		
0000 rrr1 10EE EEEE 0000 1000 10EE EEEE 0000 rrr1 10EE EEEE 0000 1000 10EE EEEE	$Z \leftarrow \overline{(\text{bit\# of } d)}$; then clear the tested bit in d.			x		

TABLE C.4
(Continued)

Mnemonic (Name)	Size	Addressing mode		Addressingmode													
				Dn	An	(An)	(An) +	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
BSET* (Test a bit and set it)	B	bit# = [Dn]	d =			x	x	x	x	x	x	x					
	L	bit# = Immed	d =	x		x	x	x	x	x	x						
BTST* (Test a bit)	B	bit# = [Dn]	d =			x	x	x	x	x	x	x					
	L	bit# = Immed	d =	x		x	x	x	x	x	x						
CHK (Checkregister)	W	d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x		
CLR (Clear)	B,W,L		d =	x		x	x	x	x	x	x						
CMP (Compare)	B,W,L	d = Dn	s =	x	x	x	x	x	x	x	x	x	x	x	x		
CMPA (Compareaddress)	W	d = An	s =	x	x	x	x	x	x	x	x	x	x	x	x	x	
	L	d = An	s =	x	x	x	x	x	x	x	x	x	x	x	x	x	
CMPI (Compareimmed)	B,W,L	s = Immed	d =	x		x	x	x	x	x	x						
CMPM (Comparememory)	B,W,L	s = (An)+	d =				x										
DIVS (Divide signed)	W	d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x		
DIVU (Divide unsigned)	W	d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x		
EOR (Logical XOR)	B,W,L	s = Dn	d =	x		x	x	x	x	x	x						
EORI (XOR immediate)	B,W,L	s = Immed	d =	x		x	x	x	x	x	x						x
EXG (Exchange)	L	s = Dn	d =	x	x												
		s = An	d =	x	x												
EXT (Sign extend)	W		d =	x													
	L		d =	x													

OP code $b_{15} \dots b_0$	Operation performed	Conditionflags				
		X	N	Z	V	C
0000rrr1 11EE EEEE 0000100011EE EEEE 0000rrr1 11EE EEEE 0000100011EE EEEE	$Z \leftarrow \overline{(\text{bit\# of } d)}$; then set to 1 the tested bit in d .			x		
0000rrr1 00EE EEEE 0000100000EE EEEE 0000rrr1 00EE EEEE 0000100000EE EEEE	$Z \leftarrow \overline{(\text{bit\# of } d)}$;			x		
0100DDD1 10eEEEE	If $[Dn] < 0$ or $[Dn] > [s]$, then raisean interrupt.		x	u	u	u
01000010SSEEEEE	$d \leftarrow 0$		0	1	0	0
1011DDD0 SSeEEEE	$[d] - [s]$		x	x	x	x
1011AAA0 11eEEEE 1011AAA1 11eEEEE	$[An] - [s]$		x	x	x	x
00001100SSEEEEE	$[d] - [s]$		x	x	x	x
1011RRR1 SS001rrr	$[d] - [s]$		x	...	x	x
1000DDD1 11eEEEE	$d \leftarrow [d] \div [s]$, using 32 bits of d and 16 bits of s .		x	x	x	0
1000DDD0 11eEEEE	$d \leftarrow [d] \div [s]$, using 32 bits of d and 16 bits of s .		x	x	x	0
1011rrr1 SSEEEEE	$d \leftarrow [Dn] \oplus [d]$		x	x	0	0
00001010SSEEEEE	$d \leftarrow s \oplus [d]$		x	x	0	0
1100DDD1 0100DDD 1100AAA1 01001AAA 1100DDD1 10001AAA	$[s] \leftrightarrow [d]$					
0100100010000DDD 0100100011000DDD	(bits 15–8 of d) \leftarrow (bit 7 of d) (bits 31–16 of d) \leftarrow (bit 15 of d)		x	x	0	0
			x	x	0	0

TABLE C.4
(Continued)

Mnemonic (Name)	Size	Addressing mode		Addressingmode													
				Dn	An	(An)	(An) +	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
JMP (Jump)		d =				x				x	x	x	x	x	x		
JSR (Jump to subroutine)		d =				x				x	x	x	x	x	x		
LEA (Load effective address)	L	d = An	s =			x				x	x	x	x	x	x		
LINK (Link and allocate)		disp =	Immed s =		x												
LSL (Logical shift left)	B,W,L	count = [Dn]	d =	x													
	W	count = QQQ count = I	d = d =	x x		x	x	x	x	x	x	x					
LSR (Logical shift right)	B,W,L	count = [Dn]	d =	x													
	W	count = QQQ count = I	d = d =	x x		x	x	x	x	x	x	x					
MOVE (Move)	B,W,L	s = Dn	d =	x		x	x	x	x	x	x	x					
		s = An	d =	x		x	x	x	x	x	x	x					
		s = (An)	d =	x		x	x	x	x	x	x	x					
		s = (An)+	d =	x		x	x	x	x	x	x	x					
		s = -(An)	d =	x		x	x	x	x	x	x	x					
		s = d(An)	d =	x		x	x	x	x	x	x	x					
		s = d(An,Xi)	d =	x		x	x	x	x	x	x	x					
		s = Abs.W	d =	x		x	x	x	x	x	x	x					
		s = Abs.L	d =	x		x	x	x	x	x	x	x					
		s = d(PC)	d =	x		x	x	x	x	x	x	x					
	s = d(PC,Xi)	d =	x		x	x	x	x	x	x	x						
	s = Immed	d =	x		x	x	x	x	x	x	x						
	W	d = CCR	s =	x		x	x	x	x	x	x	x	x	x	x		
L	d = SR	s =	x		x	x	x	x	x	x	x	x	x	x			
L	s = SR	d =	x		x	x	x	x	x	x							
L	s = SP	d =		x													
L	d = SP	s =		x													
MOVEA (Move address)	W,L	d = An	s =	x	x	x	x	x	x	x	x	x	x	x	x	x	



OP code $b_{15} \dots b_0$	Operation performed	Conditionflags				
		X	N	Z	V	C
01001110 11EE EEEE	$PC \leftarrow$ effective address of d					
01001110 10EE EEEE	$SP \leftarrow [SP] - 4;$ $[SP] \leftarrow [PC];$ $PC \leftarrow$ effective address of d					
0100AAA1 11eeeeee	$An \leftarrow$ effective address of s					
01001110 01010AAA	$SP \leftarrow [SP] - 4;$ $[SP] \leftarrow [An];$ $An \leftarrow [SP];$ $SP \leftarrow [SP] + disp$					
1110 rrr1 SS101DDD 1110 QQQ1 SS001DDD 1110 0011 11EE EEEE		x	x	x	0	x
1110 rrr0 SS101DDD 1110 QQQ0 SS001DDD 1110 0010 11EE EEEE		x	x	x	0	x
00SSRRRM MMee eeee	$d \leftarrow [s]$		x	x	0	0
01000100 11eeeeee	$CCR \leftarrow$ [bits 7-0 of s]	x	x	x	x	x
01000110 11eeeeee	$SR \leftarrow [s]$	x	x	x	x	x
01000000 11EE EEEE	$d \leftarrow [SR]$					
01001110 0110 1AAA	$d \leftarrow [SP]$					
01001110 0110 0AAA	$SP \leftarrow [d]$					
00SSAAA0 01eeeeee	$An \leftarrow [s]$					

TABLE C.4
(Continued)

Mnemonic (Name)	Size	Addressingmode		Addressingmode													
				Dn	An	(An)	(An) +	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
MOVEM* (Move multiple registers)	W	s = Xn	d =			x	x	x	x	x	x	x	x				
	L	d = Xn	s =			x	x	x	x	x	x	x	x	x	x		
MOVEP* (Move peripheral data)	W	s = Dn	d =						x								
	L	s = Dn	d =						x								
	W	s = d(An)	d =	x													
	L	s = d(An)	d =	x													
MOVEQ (Move quick)	L	s = Immed8	d =	x													
MULS (Multiply signed)	W	d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x	x	x
MULU (Multiply unsigned)	W	d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x	x	x
NBCD (Negate BCD)	B		d =	x		x	x	x	x	x	x	x					
NEG (Negate)	B,W,L		d =	x		x	x	x	x	x	x	x					
NEGX (Negate extended)	B,W,L		d =	x		x	x	x	x	x	x	x					
NOP (No operation)																	
NOT (Complement)	B,W,L		d =	x		x	x	x	x	x	x	x					
OR (Logical OR)	B,W,L	s = Dn	d =			x	x	x	x	x	x	x					
		d = Dn	s =	x		x	x	x	x	x	x	x	x	x	x	x	x
ORI (OR immediate)	B,W,L	s = Immed	d =	x		x	x	x	x	x	x	x					x
PEA (Push effective address)	L		s =			x			x	x	x	x	x	x			

OP code $b_{15} \dots b_0$	Operation performed	Conditionflags				
		X	N	Z	V	C
0100100010EE EEEE 0100110010eeeeee 0100100011EE EEEE 0100110011eeeeee	$d \leftarrow [Xn]$ $Xn \leftarrow [s]$ $d \leftarrow [Xn]$ $Xn \leftarrow [s]$	A secondword is used to specify the registers involved:				
0000DDD1 1000 1AAA 0000DDD1 1100 1AAA 0000DDD1 0000 1AAA 0000DDD1 0100 1AAA	Alternate bytes of $d \leftarrow [Dn]$ $Dn \leftarrow$ alternate bytes of d					
0111 DDD0 QQQQ QQQQ	$Dn \leftarrow QQQQQQQQ$		x	x	0	0
1100DDD1 11ee eeee	$Dn \leftarrow [s] \times [Dn]$		x	x	0	0
1100DDD0 11ee eeee	$Dn \leftarrow [s] \times [Dn]$		x	x	0	0
01001000 00EE EEEE	$d \leftarrow 0 - [d] - [X]$ using BCD arithmetic	x	u	x	u	x
01000100 SSEE EEEE	$d \leftarrow 0 - [d]$	x	x	x	x	x
01000000 SSEE EEEE	$d \leftarrow 0 - [d] - [X]$	x	x	x	x	x
01001110 0111 0001	none					
01000110 SSEE EEEE	$d \leftarrow \overline{[d]}$		x	x	0	0
1000DDD1 SSEE EEEE 1000DDD0 SSeeeee	$d \leftarrow [s] \vee [d]$		x	x	0	0
00000000 SSEE EEEE	$d \leftarrow s \vee [d]$		x	x	0	0
01001000 01eeeeee	$SP \leftarrow [SP] - 4;$ $[SP] \leftarrow$ effective address of s					

TABLE C.4
(Continued)

Mnemonic (Name)	Size	Addressingmode	Addressingmode													
			Dn	An	(An)	(An) +	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
RESET																
ROL (Rotate left without X)	B,W,L W	count = [Dn] count = QQQ count = 1	d = d = d =	x x												
ROR (Rotate right without X)	B,W,L W	count = [Dn] count = QQQ count = 1	d = d = count = 1	x x												
ROXL (Rotate left with X)	B,W,L W	count = [Dn] count = QQQ count = 1	d = d = count = 1	x x												
ROXR (Rotate right with X)	B,W,L W	count = [Dn] count = QQQ count = 1	d = d = count = 1	x x												
RTE (Return from exception)																
RTR (Return and restore CCR)																
RTS (Return from subroutine)																
SBCD (Subtract BCD)	B	s = Dn s = -(An)	d = d =	x												
Scc (Set on condition)	B		d =	x		x	x	x	x	x	x	x				
STOP (Load SR and stop)			s =													x





OP code $b_{15} \dots b_0$	Operation performed	Condition flags				
		X	N	Z	V	C
01001110 0111 0000	Assert RESET output line.					
1110 rrr1 SS111DDD 1110 QQQ1 SS011DDD 1110 0111 11EE EEEE			x	x	0	x
1100 rrr1 SS111DDD 1110 QQQ0 SS011DDD 1110 0111 11EE EEEE			x	x	0	x
1110 rrr1 SS110DDD 1110 QQQ1 SS010DDD 1110 0101 11EE EEEE		x	x	x	0	x
1110 rrr0 SS110DDD 1110 QQQ0 SS010DDD 1110 0100 11EE EEEE		x	x	x	0	x
01001110 0111 0011	$SR \leftarrow [[SP]];$ $SP \leftarrow [SP] + 2;$ $PC \leftarrow [[SP]];$ $SP \leftarrow [SP] + 4;$	x	x	x	x	x
01001110 0111 0111	$CCR \leftarrow [[SP]];$ $SP \leftarrow [SP] + 2;$ $PC \leftarrow [[SP]];$ $SP \leftarrow [SP] + 4;$	x	x	x	x	x
01001110 0111 0101	$PC \leftarrow [[SP]];$ $SP \leftarrow [SP] + 4$					
1000RRR1 0000 0rrr 1000RRR1 0000 1rrr	$d \leftarrow [d] - [s] - [X]$ Binary-coded decimal subtraction	x	u	x	u	x
0101CCCC 11EE EEEE	Set all 8 bits of d to 1 if cc is true; otherwise, clear them to 0.					
01001110 0111 0010	$SR \leftarrow s;$ wait for interrupt.	x	x	x	x	x

TABLE C.4
(Continued)

Mnemonic (Name)	Size	Addressing mode		Addressing mode													
				Dn	An	(An)	(An) +	-(An)	d(An)	d(An,Xi)	Abs.W	Abs.L	d(PC)	d(PC,Xi)	Immed	SR or CCR	
SUB (Subtract)	B,W,L	s = Dn d = Dn	d = s =	x	x	x	x	x	x	x	x	x	x	x	x	x	
SUBA (Subtract address)	W L	d = An d = An	s = s =	x	x	x	x	x	x	x	x	x	x	x	x	x	
SUBI (Subtract immed)	B,W,L	s = Immed	d =	x		x	x	x	x	x	x	x					
SUBQ (Subtract quick)	B,W,L	s = Immed3	d =	x	x	x	x	x	x	x	x	x					
SUBX (Subtract extended)	B,W,L	s = Dn s = -(An)	d = d =	x				x									
SWAP (Swap register halves)	W		d =	x													
TAS (Test and set)	B		d =	x		x	x	x	x	x	x	x					
TRAP (Trap)		s = Immed4															
TRAPV (Trap on overflow)																	
TST (Test)	B,W,L		d =	x		x	x	x	x	x	x	x					
UNLK (Unlink)					x												

OP code $b_{15} \dots b_0$	Operation performed	Condition flags				
		X	N	Z	V	C
1001 DDD1 SSEE EEEE 1001 DDD0 SSeeeee	$d \leftarrow [d] - [s]$	x	x	x	x	x
1001 AAA0 11ee eeee 1001 AAA1 11ee eeee	$An \leftarrow [An] - [s]$					
0000 0100 SSEE EEEE	$d \leftarrow [d] - s$	x	x	x	x	x
0101 QQQ1 SSEE EEEE	$d \leftarrow [d] - QQQ$	x	x	x	x	x
1001 RRR1 SS00 0rrr 1001 RRR1 SS00 1rrr	$d \leftarrow [d] - [s] - [X]$	x	x	x	x	x
0100 1000 0100 0DDD	$[Dn]_{31-16} \leftarrow [Dn]_{15-0}$		x	x	0	0
0100 1010 11EE EEEE	Test d and set N and Z flags; set bit 7 of d to 1.		x	x	0	0
0100 1110 0100 VVVV	$SP \leftarrow [SP] - 4;$ $[SP] \leftarrow [PC];$ $SP \leftarrow [SP] - 2;$ $[SP] \leftarrow [SR];$ $PC \leftarrow \text{vector}$					
0100 1110 0111 0110	If V = 1, then $SP \leftarrow [SP] - 4;$ $[SP] \leftarrow [PC];$ $SP \leftarrow [SP] - 2;$ $[SP] \leftarrow [SR];$ $PC \leftarrow \text{TRAPV vector}$					
0100 1010 SSEE EEEE	Test d and set N and Z flags.		x	x	0	0
0100 1110 0101 1AAA	$SP \leftarrow [An];$ $An \leftarrow [[SP]];$ $SP \leftarrow [SP] + 4$					